
Bus Blaster v4
- 10+: $40.50
- 20+: $38.25
- More
- 50+: $36.00
- Less
YOU MAY LIKE THIS
PRODUCT DETAILS
Bus Blaster v4 is an experimental, high-speed JTAG debugger from Dangerous Prototypes.
Thanks to a reprogrammable buffer, a simple update over USB makes Bus Blaster compatible with many different JTAG debugger types in the most popular open source software.
Based on FT2232H with high-speed USB 2.0
Buffered interface works with 3.3volt to 1.8volt targets
Reprogrammable buffer is compatible with multiple debugger types
Compatible with 'jtagkey', 'KT-link' programmer settings in OpenOCD, urJTAG, and more
ships with JTAGkey compatible buffer image pre-programmed
Should support Serial Wire Debug when available
Mini-CPLD development board: self programmable, extra CPLD pins to header
Open source (CC-BY-SA)
V4 uses a larger CPLD than previous versions. It can now support the SWV feature of Cortex microcontroller for advance debugging when software support is available
SWV is little used and not currently supported in software, most users will be better off with Bus Blaster v3 available here
Fitted in a DP9056 (90x56 mm) standard PCB
Added series resistors to input and output pins to protect against damage and noise
Updates in v4:
Each unit is tested before it ships.
This open source hardware and software is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
Techsupport
This product is designed by Dangerous, If you encounter any problems when using this product, please request technical support in the forum.
Technical details
Dimensions | 0mm x0mm x0mm |
Weight | G.W 26g |
Battery | Exclude |
ECCN/HTS
HSCODE | 8538900000 |
USHSCODE | 8471490000 |
UPC | 841454111238 |
EUHSCODE | 8543709099 |
COO | CHINA |
RoHS | 1 |
LEARN AND DOCUMENTS
SHARED BY USERS
REVIEWS
-
Which buffer logic was loaded into the CPLD by the factory? It didn't work with OpenOCD in any mode, JTAGKey or KT-Link. I had to find a matching bitstream on the Internet and luckily found a project on github from some guy who had ported the v3 buffer logic to the bigger CPLD of the v4. It works now, but the documentation was really lacking.
-
-
-
JTAG Programming Xilinx XC2C256 Works fine with urjtag command line tool. Programming without errors and without great issues. Excellent low cost tool.